A methodology for correct-by-construction latency insensitive design
Authors:
- L.P. CarloniLCL.P. Carloni
- K.L. McMillanKMK.L. McMillan
- A. SaldanhaASA. Saldanha
- A.L. Sangiovanni-VincentelliASA.L. Sangiovanni-Vincentelli
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 309-315
Abstract
No abstract availableThis publication has 21 references indexed in Scilit:
- An overview of D-I algebra2002
- Latency Insensitive Protocols1999
- An integrated placement and synthesis approach for timing closure of PowerPC/sup TM/ microprocessors1997
- Post-layout optimization for deep submicron design1996
- Asynchronous Circuit Design: Motivation, Background, & Methods1995
- A methodology and algorithms for post-placement delay optimization1994
- A formal approach to designing delay-insensitive circuitsDistributed Computing, 1991
- A formal model for defining and classifying delay-insensitive circuits and systemsDistributed Computing, 1986
- CodexIEEE Software, 1984
- An Efficient Algorithm for Exploiting Multiple Arithmetic UnitsIBM Journal of Research and Development, 1967