The Second Generation MOTIS Mixed-Mode Simulator
Authors:
- C.-Y. LoCLC.-Y. Lo
- H.N. NhamHNH.N. Nham
- P. SubramaniamPSP. Subramaniam
- 1 January 1984
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 10-17
Abstract
This paper describes the second generation MOTIS mixed-mode simulator. In particular, It extends the current modeling capabilities to include resistors, floating capacitors, and bidirectional transmission gates. It employs a relaxation algorithm with local time-step control for timing simulation, and a switch level approach for unit delay simulation. It provides logic and timing verification for general MOS circuits in a mixed-mode environment. The new simulator is being used for production chips, and it is more accurate, flexible, and efficient than the existing MOTIS mixed-mode simulator.Keywords
This publication has 6 references indexed in Scilit:
- A Switch-Level Model and Simulator for MOS Digital Systems1983
- Local Relaxation Algorithms for Event-Driven Simulation of MOS Networks Including Assignable Delay ModelingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- The Waveform Relaxation Method for Time-Domain Analysis of Large Scale Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1982
- A mixed-mode simulator1980
- MOTIS-An MOS timing simulatorIEEE Transactions on Circuits and Systems, 1975
- The Elimination form of the Inverse and its Application to Linear ProgrammingManagement Science, 1957