Failure Estimation of Semiconductor Chip During Wire Bonding Process
Authors:
- 1 June 1999
- journal article
- Published by ASME International in Journal of Electronic Packaging
- Vol. 121 (2) , 85-91
Abstract
Wire bonding, a process of the connection between a semiconductor chip and a lead frame by a thin metal wire, is one of the important processes of electronic packaging. This paper presents failure estimation of a silicon chip and a GaAS chip during a gold wire bonding process. The gold wire bonding process is carried out by pressing a gold ball made at a tip of the gold wire on a semiconductor chip and vibrating it by ultrasonic. High contact pressure is useful for shortening the process cycle, but it sometimes causes failure of the semiconductor chip. Elastic-plastic large deformation contact analyses are performed and the distributions of the stresses in these semiconductor chips are investigated. The possibility of failure of a semiconductor chip under usual wire bonding pressure is pointed out only for a GaAs chip.Keywords
This publication has 7 references indexed in Scilit:
- A fracture criterion for gallium arsenide wafersEngineering Fracture Mechanics, 1994
- The brittle-ductile transition in silicon: The influence of pre-existing dislocation arrangementsScripta Metallurgica, 1989
- The brittle–ductile transition in silicon. I. ExperimentsProceedings of the Royal Society of London. A. Mathematical and Physical Sciences, 1989
- Fracture of GaAs WafersJapanese Journal of Applied Physics, 1988
- Critical stress in silicon brittle fracture, and effect of ion implantation and other surface treatmentsJournal of Applied Physics, 1982
- An evaluation of the thermal and elastic constants affecting GaAs crystal growthJournal of Crystal Growth, 1980
- Calculated elastic constants for stress problems associated with semiconductor devicesJournal of Applied Physics, 1973