VLSI design in the 3rd dimension
Authors:
- Stephen StricklandSSStephen Strickland
- Erhan ErginEEErhan Ergin
- David R. KaeliDavid R. Kaeli
- Paul ZavrackyPZPaul Zavracky
- 1 September 1998
- journal article
- Published by Elsevier in Integration
- Vol. 25 (1) , 1-16
Abstract
No abstract availableThis publication has 10 references indexed in Scilit:
- Monolithic integration of a light-emitting diode array and a silicon circuit using transfer processesApplied Physics Letters, 1993
- Unconstrained via minimization for topological multilayer routingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990
- Fabrication of three-dimensional IC using `cumulatively bonded IC' (CUBIC) technology1990
- Generation of performance constraints for layoutIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- A template matching algorithm using optically-connected 3-D VLSI architecture1987
- The TimberWolf placement and routing packageIEEE Journal of Solid-State Circuits, 1985
- A Procedure for Placement of Standard-Cell VLSI CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Multilayer CMOS device fabricated on laser recrystallized silicon islands1983
- An Efficient Heuristic Procedure for Partitioning GraphsBell System Technical Journal, 1970
- An Algorithm for Path Connections and Its ApplicationsIEEE Transactions on Electronic Computers, 1961