A 5-GHz Adjustable Loop Bandwidth Frequency Synthesizer With an On-Chip Loop Filter Array
Authors:
- 3 November 2020
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Microwave and Wireless Components Letters
- Vol. 31 (1) , 72-75
Abstract
The design of an adjustable loop bandwidth (LBW) frequency synthesizer with an on-chip loop filter (LF) array is presented. The LF array based on the simple capacitor multiplier topology is proposed to support LBW switching between 500 kHz and 1 MHz while saving 82.9% chip size compared to the traditional LF array. The maximum capacitance of 108 pF is realized by using the capacitor multiplier with an on-chip capacitance of 6 pF. The proposed frequency synthesizer is implemented in Taiwan Semiconductor Manufacturing Company (TSMC) 0.18-μm CMOS process and supplied at 1.8 V with a current dissipation of 11.8 mA.Keywords
Funding Information
- Ministry of Science and Technology (108-2221-E-305-001-MY2)
This publication has 6 references indexed in Scilit:
- A 0.18-$\mu$m CMOS Dual-Band Frequency Synthesizer With Spur Reduction CalibrationIEEE Microwave and Wireless Components Letters, 2013
- A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked LoopsIEEE Journal of Solid-State Circuits, 2010
- A 5-GHz CMOS Type-II PLL With Low $K_{\rm VCO}$ and Extended Fine-Tuning RangeIEEE Transactions on Microwave Theory and Techniques, 2009
- A 2.4-GHz monolithic fractional-N frequency synthesizer with robust phase-switching prescaler and loop capacitance multiplierIEEE Journal of Solid-State Circuits, 2003
- CMOS multiplier for grounded capacitorsElectronics Letters, 2002
- Active capacitor multiplier in Miller-compensated circuitsIEEE Journal of Solid-State Circuits, 2000