A 1V 16.9ppm/°C 250nA Switched-Capacitor CMOS Voltage Reference
- 1 February 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 01936530,p. 438-626
Abstract
We have developed a switched-capacitor CMOS voltage reference (SCVR). The circuit is shown in Fig. 24.3.2 and is composed of a low-power bias circuit [G. De Vita and G. iannacone, 2007], a core circuit and a switched-capacitor difference amplifier that is insensitive to op-amp offset voltage. The clock signals (phi1, phi2, phi2') are non-overlapping to prevent leakage. The core circuit supplies Vgs1 and Vgs2 to the switched-capacitor difference amplifier on phases phi1 and phi2, respectively. The difference amplifier then generates an output, which has a low TC, based on the gate-source voltage difference, AVGS.Keywords
This publication has 4 references indexed in Scilit:
- A Sub-1-V, 10 ppm/ $^{\circ}$C, Nanopower Voltage Reference GeneratorIEEE Journal of Solid-State Circuits, 2007
- A 0.5μA precision CMOS floating-gate analog reference2005
- A CMOS voltage reference based on weighted ΔV/sub GS/ for CMOS low-dropout linear regulatorsIEEE Journal of Solid-State Circuits, 2003
- A sub-1-V 15-ppm/°C CMOS bandgap voltage reference without requiring low threshold voltage deviceIEEE Journal of Solid-State Circuits, 2002