Fault Tolerant Structure for SRAM-Based FPGA via Partial Dynamic Reconfiguration
Authors:
- Martin StrakaMSMartin Straka
- Jan KastilJKJan Kastil
- Zdenek KotasekZKZdenek Kotasek
- 1 September 2010
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 365-372
Abstract
In this paper, activities which aim at developing a methodology of fault tolerant systems design into SRAM based FPGA platforms with different types of diagnostic approaches are presented. Basic principles of partial dynamic reconfiguration are described together with their impact on the fault tolerance of the digital design in FPGA. A generic controller for driving dynamic reconfiguration process of faulty unit is demonstrated and analyzed. Parameters of the generic partial reconfiguration controller are experimentally verified. The developed controller is compared with other approaches based on micro controllers inside FPGA. A structure which can be used in fault tolerant system design into SRAM-based FPGA using partial reconfiguration controller is then described. The presented structure is proven fully functional on the ML506 development board for different types of RTL components.Keywords
This publication has 15 references indexed in Scilit:
- Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs2010
- High Availability Fault Tolerant Architectures Implemented into FPGAs2009
- Dynamic Partial Reconfiguration in Space Applications2009
- From the bitstream to the netlist2008
- TMR and Partial Dynamic Reconfiguration to mitigate SEU faults in FPGAs2007
- A TMR Scheme for SEU Mitigation in Scan Flip-Flops2007
- An Experimental Study of Soft Errors in MicroprocessorsIEEE Micro, 2005
- Designing and testing fault-tolerant techniques for SRAM-based FPGAs2004
- Platform-independent methodology for partial reconfiguration2004
- Reprogrammable network packet processing on the field programmable port extender (FPX)2001