EMI-Resistant CMOS Differential Input Stages
- 2 June 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 57 (2) , 323-331
Abstract
This paper studies and compares the performances of CMOS differential input stages with a high degree of immunity against electromagnetic interferences (EMIs) and introduces a source-buffered differential pair which is very resistant to EMI coupled at its inputs. The EMI behavior of this source-buffered differential-pair topology has been evaluated with a test chip: When injecting an EMI signal of 750 mV rms at the input terminals, the measured maximal EMI-induced input offset voltage corresponds to 116 mV for the source-buffered topology compared with 610 mV for the classic differential pair, which constitutes a major improvement.Keywords
This publication has 13 references indexed in Scilit:
- A CMOS source-buffered differential input stage with high EMI suppression2008
- Measurement of EMI induced input offset voltage of an operational amplifierElectronics Letters, 2007
- Efficient reduction of electromagnetic interference effects in operational amplifiersElectronics Letters, 2007
- ON THE SUSCEPTIBILITY OF ANALOG CIRCUIT TO EMI2006
- Current mirror structure insensitive to conducted EMIElectronics Letters, 2005
- Complementary differential pair with high immunity to RFIElectronics Letters, 2002
- Evaluation of the substrate noise effect on analog circuits in mixed-signal designs2002
- Nonlinear effects of radio-frequency interference in operational amplifiersIEEE Transactions on Circuits and Systems I: Regular Papers, 2002
- Operational amplifier input stage robust to EMIElectronics Letters, 2001
- Criteria to reduce failures induced from conveyed electromagnetic interferences on CMOS operational amplifiersMicroelectronics Reliability, 1997