Looking Beyond 0 and 1: Principles and Technology of Multi‐Valued Logic Devices
Top Cited Papers
- 17 November 2022
- journal article
- review article
- Published by Wiley in Advanced Materials
- Vol. 34 (51) , e2108830
Abstract
Ever since the invention of solid‐state transistors, binary devices have dominated the electronics industry. Although the binary technology links the natural property of devices to be in the ON or OFF state with two logic levels, it provides the least possible information content per interconnect. Multi‐valued logic (MVL) has long been considered as a means of improving the computation efficiency and reducing the power consumption of modern chips. In view of the power density limits of the conventional complementary metal–oxide–semiconductor technology, MVL technologies have recently gained even more attention, and various MVL unit devices based on conventional and emerging materials have been proposed. Herein, the recent achievements toward the development of compact MVL unit devices are reviewed. First, basic principles of MVL technologies are introduced by describing methods of obtaining multiple logic states and discussing radix‐related aspects of MVL computation. Next, MVL unit devices are classified and overviewed with emphasis on principles of operation, technologies, and applications. Finally, a comparative discussion of strengths and weaknesses is provided for each class of MVL devices, and the review concludes with the outlook for the MVL field.Keywords
Funding Information
- National Research Foundation of Korea (2021R1A2C2010026, 2022M3F3A2A01072215)
This publication has 120 references indexed in Scilit:
- Resonant tunnelling and negative differential conductance in graphene transistorsNature Communications, 2013
- Single-Electron-Based Flexible Multivalued Exclusive-or Logic GateIEEE Transactions on Electron Devices, 2009
- Realization of Multiple Valued Logic and Memory by Hybrid SETMOS ArchitectureIEEE Transactions on Nanotechnology, 2005
- Field-Induced Interband Tunneling Effect Transistor (FITET) With Negative-Differential Transconductance and Negative-Differential ConductanceIEEE Transactions on Nanotechnology, 2005
- Multipeak negative-differential-resistance device by combining single-electron and metal–oxide–semiconductor transistorsApplied Physics Letters, 2001
- Coupled-quantum-well field-effect resonant tunneling transistor for multi-valued logic/memory applicationsIEEE Transactions on Electron Devices, 1994
- CMOS multiple-valued logic design. II. Function realizationIEEE Transactions on Circuits and Systems I: Regular Papers, 1993
- Three and six logic states by the vertical integration of InAlAs/InGaAs resonant tunneling structuresJournal of Applied Physics, 1988
- Tunneling in a finite superlatticeApplied Physics Letters, 1973
- Logic circuits based on ternary parametronsRadiophysics and Quantum Electronics, 1966