An Efficient Implementation of Scalable Architecture for Discrete Wavelet Transform On FPGA
- 1 November 2007
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-3
Abstract
This paper presents efficient reconfigurable architecture to perform discret wavelet transform. This architecture, which is based on FPGA technology, consists of a reconfigurable processing module, reconfigurable controller, data organization unit and adresse generator, and on chip memory. The reconfigurable address generator and controller handles a flexible and efficient address generation for an efficient data memory access and bandwidth. This architecture is scalable and allows processing of a continuous data flow in real time and for any number of levels. The practical working of the architecture is explained and its hardware implementation on Xilinx Virtex-5 FPGA is reported.Keywords
This publication has 3 references indexed in Scilit:
- A "double-face" bit-serial architecture for the 1D discrete wavelet transformIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- Wavelets From Filter Banks1996
- A theory for multiresolution signal decomposition: the wavelet representationIEEE Transactions on Pattern Analysis and Machine Intelligence, 1989