A novel low power energy recovery full adder cell
Authors:
- E. JohnEJE. John
- L.K. JohnLJL.K. John
- 20 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10661395,p. 380-383
Abstract
A novel low power and low transistor count static energy recovery full adder (SERF) is presented in this paper. The power consumption and general characteristics of the SERF adder are then compared against three low powerful adders; the transmission function adder (TFA) the dual value logic (DVL) adder and the fourteen transistor (14 T) full adder. The proposed SERF adder design was proven to be superior to the other three designs in power dissipation and area, and second in propagation delay only to the DVL adder. The combination of low power and low transistor count makes the new SERF cell a viable option for low power design.Keywords
This publication has 7 references indexed in Scilit:
- A new full adder cell for low-power applications2002
- Design and analysis of a low-power energy-recovery adder2002
- Development and synthesis method for pass-transistor logic family for high-speed and low power CMOS2002
- Fast low-energy VLSI binary addition1997
- Low Power Digital CMOS Design1995
- Designing low-power digital CMOSElectronics & Communication Engineering Journal, 1994
- A new design of the CMOS full adderIEEE Journal of Solid-State Circuits, 1992