Optimal placement of vertical connections in 3D Network-on-Chip
Authors:
- Thomas Canhao XuTXThomas Canhao Xu
- Gert SchleyGSGert Schley
- Pasi LiljebergPLPasi Liljeberg
- Martin RadetzkiMRMartin Radetzki
- Juha PlosilaJPJuha Plosila
- Hannu TenhunenHTHannu Tenhunen
- 1 August 2013
- journal article
- research article
- Published by Elsevier in Journal of Systems Architecture
- Vol. 59 (7) , 441-454
Abstract
No abstract availableKeywords
This publication has 25 references indexed in Scilit:
- Evolution, challenge, and outlook of TSV, 3D IC integration and 3d silicon integration2011
- ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration2009
- The PARSEC benchmark suite2008
- Networks-on-Chip in a Three-Dimensional Environment: A Performance EvaluationIEEE Transactions on Computers, 2008
- Die Stacking (3D) Microarchitecture2006
- Multifacet's general execution-driven multiprocessor simulator (GEMS) toolsetACM SIGARCH Computer Architecture News, 2005
- Simics: A full system simulation platformComputer, 2002
- Route packets, net wires2001
- Getting to the bottom of deep submicron1998
- The SPLASH-2 programs1995