A 1-Gb/s, four-state, sliding block Viterbi decoder

This publication has 13 references indexed in Scilit:

• Low-power CMOS digital design
  IEEE Journal of Solid-State Circuits, 1992
• A 140-Mb/s, 32-state, radix-4 Viterbi decoder
  IEEE Journal of Solid-State Circuits, 1992
• Feedforward architectures for parallel viterbi decoding
  Journal of Signal Processing Systems, 1991
• Survivor sequence memory management in Viterbi decoders
  1991
• High-speed CMOS circuit technique
  IEEE Journal of Solid-State Circuits, 1989
• An alternative to metric rescaling in Viterbi decoders
  IEEE Transactions on Communications, 1989
• Convolutional Code Structure and Viterbi Decoding
  1981
• A 50 Mbit/s Multiplexed Coding System for Shuttle Communications
  IEEE Transactions on Communications, 1978
• The viterbi algorithm
  Proceedings of the IEEE, 1973
• Viterbi Decoding for Satellite and Space Communication
  IEEE Transactions on Communication Technology, 1971