Hardware Software Co-Design for Multi-Threaded Computation on RISC-V-Based Multicore System
Open Access
- 25 November 2024
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Access
- Vol. 12, 177312-177326
Abstract
The open-source and customizable features of the RISC-V Instruction Set Architecture (ISA) have facilitated its rapid adoption since its publication in 2011. The availability of numerous free core designs leads to the pervasiveness of RISC-V-based devices on diverse applications spanning the Internet of Things (IoT), embedded systems, artificial intelligence (AI), and virtual/augmented reality (VR/AR). The increasing prevalence of RISC-V cores has consequently caused a demand for high-performance and resource-efficient multicore systems. However, while numerous proposals exist for constructing multicore systems on conventional architectures, realizing an efficient multicore system that effectively leverages the features of RISC-V remains a challenge. This paper introduces a novel hardware/software co-design methodology to address these bottlenecks while minimizing resource utilization. Experimental results demonstrate the efficiency of our approach, exhibiting significant performance gains over single-threaded implementations and even surpassing traditional multi-threaded approaches.Keywords
Funding Information
- Vietnam National University Ho Chi Minh City (DN2024-18-02)
This publication has 35 references indexed in Scilit:
- A Design of Multithreaded RISC-V Processor for Real-Time System2023
- Intelligent Home IoT Intrusion Detection System Based on RISC-V2023
- SplitNets: Designing Neural Architectures for Efficient Distributed Computing on Head-Mounted Systems2022
- AGILER: An Adaptive Heterogeneous Tile-Based Many-Core Architecture for RISC-V ProcessorsIEEE Access, 2022
- An Energy-efficient and Programmable RISC-V CNN Coprocessor for Real-time Epilepsy Detection and Identification on Wearable Devices2021
- Towards a Modular RISC-V Based Many-Core Architecture for FPGA AcceleratorsIEEE Access, 2020
- RISC-V FPGA Platform Toward ROS-Based Robotics Application2020
- A comparison and performance evaluation of FPGA soft-cores for embedded multi-core systems2016
- PULP: A parallel ultra low power platform for next generation IoT applications2015
- A small footprint interleaved multithreaded processor for embedded systems2011