Circuit width, register allocation, and ordered binary decision diagrams

This publication has 16 references indexed in Scilit:

• Verification algorithms for VLSI synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Finding the optimal variable ordering for binary decision diagrams
  1987
• Graph-Based Algorithms for Boolean Function Manipulation
  IEEE Transactions on Computers, 1986
• Cascode voltage switch logic: A differential CMOS logic family
  1984
• NORA: a racefree dynamic CMOS technique for pipelined logic structures
  IEEE Journal of Solid-State Circuits, 1983
• Optimizing synchronous systems
  1981
• Binary Decision Diagrams
  IEEE Transactions on Computers, 1978
• The Generation of Optimal Code for Arithmetic Expressions
  Journal of the ACM, 1970
• Determining the best ordering of variables in cascade switching circuits
  1963
• The minimal synthesis of tree structures
  1963