Silicon-on-Sapphire Complementary MOS Memory Cells
Authors:
- J.F. AllisonJAJ.F. Allison
- F.P. HeimanFHF.P. Heiman
- J.R. BurnsJBJ.R. Burns
- 1 December 1967
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 2 (4) , 208-212
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Stabilization of MOS devicesSolid-State Electronics, 1967
- Complementary-MOS integrated binary counter1967
- Thin-film silicon-on-sapphire deep depletion MOS transistorsIEEE Transactions on Electron Devices, 1966
- Extremely low capacitance silicon film MOS transistorsIEEE Transactions on Electron Devices, 1966
- Monolithic MOS complementary pairs1966
- Integrated memory using complementary field-effect transistors1966
- Deformation of and Stress in Epitaxial Silicon Films on Single-Crystal SapphireJournal of Applied Physics, 1965
- Investigation of thermally oxidised silicon surfaces using metal-oxide-semiconductor structuresSolid-State Electronics, 1965
- Single-Crystal Silicon on a Sapphire SubstrateJournal of Applied Physics, 1964
- Grown-film silicon transistors on sapphireProceedings of the IEEE, 1964