Secured Flipped Scan-Chain Model for Crypto-Architecture
Authors:
- 22 October 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 26 (11) , 2080-2084
Abstract
Scan chains are exploited to develop attacks on cryptographic hardware and steal intellectual properties from the chip. This paper proposes a secured strategy to test designs by inserting a certain number of inverters between randomly selected scan cells. The security of the scheme has been analyzed. Two detailed case studies of RC4 stream cipher and AES block cipher have been presented to show that the proposed strategy prevents existing scan-based attacks in the literature. The elegance of the scheme lies in its less hardware overhead.Keywords
This publication has 7 references indexed in Scilit:
- Secure Scan: A Design-for-Test Architecture for Crypto ChipsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006
- Hardware implementation of the RC4 stream cipher2006
- Security vs. test quality: are they mutually exclusive?2005
- Secure scan: a design-for-test architecture for crypto chips2005
- CryptoScan: A Secured Scan Chain Architecture2005
- The Design of Rijndael2002
- Systematic generation of cryptographically robust S-boxes1993