Low Area Overhead Custom Buffering for FFT
- 1 December 2019
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-8
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- A high throughput and low power radix-4 FFT architecture2014
- FPGA implementation of a CORDIC-based radix-4 FFT processor for real-time harmonic analyzer2011
- Vector processor customization for FFT2011
- Modeling and synthesis of communication subsystems for loop accelerator pipelines2010
- Low latency transpose memory for high throughput signal processing2010
- Design of Pipelined FFT Processor Based on FPGA2010
- Fast memory addressing scheme for radix-4 FFT implementation2009
- A Pipelined Fast 2D-DCT Accelerator for FPGA-based SoCs2007
- Pipelined fast 2D DCT architecture for JPEG image compression2002
- An algorithm for the machine calculation of complex Fourier seriesMathematics of Computation, 1965