Supporting Timing Analysis by Automatic Bounding of Loop Iterations
Authors:
- Viresh RustagiVRViresh Rustagi
- David WhalleyDWDavid Whalley
- 1 May 2000
- journal article
- Published by Springer Nature in Real-Time Systems
- Vol. 18 (2-3) , 129-156
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- Integrating the timing analysis of pipelining and instruction caching2002
- Bounding pipeline and instruction cache performanceIEEE Transactions on Computers, 1999
- Automatic accurate time-bound analysis for high-level languages1998
- Integrating path and timing analysis using instruction-level simulation techniques1998
- Tomorrow's weather forecast: automatic code generation for atmospheric modelingIEEE Computational Science and Engineering, 1997
- Deriving annotations for tight calculation of execution time1997
- Combining static worst-case timing analysis and program proofReal-Time Systems, 1996
- Bounding worst-case instruction cache performance1994
- Experiments with a program timing tool based on source-level timing schemaComputer, 1991
- Calculating the maximum execution time of real-time programsReal-Time Systems, 1989