$W$-Band BPSK and QPSK Transceivers With Costas-Loop Carrier Recovery in 65-nm CMOS Technology
Authors:
- 6 October 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 46 (12) , 3033-3046
Abstract
This paper presents two fully integrated binary phase-shift keying (BPSK) and quadrature phase-shift keying (QPSK) transceivers operating at W-band [carrier frequency = 84 GHz (BPSK), and 87 GHz (QPSK)]. Including RF front-end, Costas-loop-based carrier and data recovery, and antenna assembly technique, the BPSK transceiver prototype achieves a 2.5-Gb/s data link with BER <; 10-9 while consuming 202 mW (Tx) and 125 mW (Rx) from a 1.2-V supply. The QPSK TRx achieves a 2.5-Gb/s data link with BER <; 10-11 while consuming 212 mW (Tx) and 166 mW (Rx) from a 1.2-V supply. Both cases are measured with link distance of 1 m and antenna gain of 24 dBi.Keywords
This publication has 21 references indexed in Scilit:
- A Fully-Integrated 77-GHz FMCW Radar Transceiver in 65-nm CMOS TechnologyIEEE Journal of Solid-State Circuits, 2010
- A 60-GHz FSK transceiver with automatically-calibrated demodulator in 90-nm CMOS2010
- A Zero-IF 60 GHz 65 nm CMOS Transceiver With Direct BPSK Modulation Demonstrating up to 6 Gb/s Data Rates Over a 2 m Wireless LinkIEEE Journal of Solid-State Circuits, 2009
- A Millimeter-Wave CMOS Heterodyne Receiver With On-Chip LO and DividerIEEE Journal of Solid-State Circuits, 2008
- A 60-GHz 90-nm CMOS cascode amplifier with interstage matching2007
- A 20-Gb/s Adaptive Equalizer in 0.13-$muhbox m$CMOS TechnologyIEEE Journal of Solid-State Circuits, 2006
- A 40-Gb/s clock and data recovery circuit in 0.18-μm CMOS technologyIEEE Journal of Solid-State Circuits, 2003
- A 13.4-GHz CMOS frequency divider2002
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989
- A precise four-quadrant multiplier with subnanosecond responseIEEE Journal of Solid-State Circuits, 1968