A Novel Program Operation Scheme With Negative Bias in 3-D NAND Flash Memory
- 10 November 2021
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 68 (12) , 6112-6117
Abstract
In this article, we proposed a new program operation scheme to overcome the degradation of program window in scaling down of 3-D NAND flash memory. First, we investigated natural ${V}_{\text {th}}$ shift (NVS) effect in scaled-down structure and confirmed that this effect occurs due to an increase in fringe field by adjacent read voltage. Second, we investigated programmed and erased ${V}_{\text {th}}$ window with scaling down and confirmed that programmed and erased ${V}_{\text {th}}$ is decreased significantly due to the NVS effect. To overcome this scaling effect, we proposed a new program operation scheme using negative bias. The proposed scheme not only improves the program window margin but also achieves voltage scaling. In addition, the proposed scheme enables multistring operation through improved self-boosting, which is a compatible scheme in full array level.Keywords
Funding Information
- Ministry of Trade, Industry and Energy (20003808)
- Korea Semiconductor Research Consortium (KSRC) Support Program for the Development of the Future Semiconductor Device
This publication has 26 references indexed in Scilit:
- Leakage characterization of top select transistor for program disturbance optimization in 3D NAND flashSolid-State Electronics, 2018
- Natural Local Self-Boosting Effect in 3D NAND Flash MemoryIEEE Electron Device Letters, 2017
- 3DNAND GIDL-Assisted Body Biasing for Erase Enabling CMOS under Array (CUA) Architecture2017
- Influence of Intercell Trapped Charge on Vertical NAND Flash MemoryIEEE Electron Device Letters, 2016
- TCAD Simulation of Data Retention Characteristics of Charge Trap Device for 3-D NAND Flash Memory2015
- Three-Dimensional 128 Gb MLC Vertical nand Flash Memory With 24-WL Stacked Layers and 50 MB/s High-Speed ProgrammingIEEE Journal of Solid-State Circuits, 2014
- Physical modeling of program and erase speeds of metal–oxide–nitride–oxide–silicon cells with three-dimensional gate-all-around architectureJapanese Journal of Applied Physics, 2013
- Modeling and optimization of the chip level program disturbance of 3D NAND Flash memory2013
- Scaling directions for 2D and 3D NAND cells2012
- Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory2007