GasP: a minimal FIFO control
Authors:
- S. FairbanksSFS. Fairbanks
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 15228681,p. 46-53
Abstract
The GasP family of asynchronous circuits provides controls for simple pipelines, for branching and joining pipelines, for round-robin scatter and gather for data dependent scatter and gather and for join on demand through arbitration. The family is designed so that each stage operates at the speed of a three-inverter ring oscillator Test chips in 0.35 micron technology exhibit throughput in excess of 1.5 giga data items per second (GDI/s). Between GasP pipeline stages a single wire carries both request and acknowledge messages, also recording the FULL or EMPTY state of each pipeline stage. GasP control circuits rely on careful choice of transistor widths to equalize the delay in logic gates. Assurance of uniform gate delays permits use of self-resetting logic forms that have very low logical effort.Keywords
This publication has 7 references indexed in Scilit:
- Single-track handshake signaling with application to micropipelines and handshake circuits2002
- A FIFO ring performance experiment2002
- Squaring the FIFO in GasP2002
- Designing fast asynchronous circuits2002
- FLEETzero: an asynchronous switching experiment2002
- Two FIFO ring performance experimentsProceedings of the IEEE, 1999
- MicropipelinesCommunications of the ACM, 1989