DARTH-PUM: A Hybrid Processing-Using-Memory Architecture
Open Access
- 22 March 2026
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 563-582
Abstract
No abstract availableAll Related Versions
Funding Information
- Sandia National Laboratories (229310)
- Sandia National Laboratories Academic Alliance Program (N\/A)
- University of Illinois Center for Advanced Semiconductor Chips with Accelerated Performance (N\/A)
- University of Illinois DREMES HYBRID Center (N\/A)
- National Science Foundation (2329096)
This publication has 92 references indexed in Scilit:
- Precise and scalable analogue matrix equation solving using resistive random-access memory chipsNature Electronics, 2025
- NoiseZO: RRAM Noise-Driven Zeroth-Order Optimization for Efficient Forward-Only Training2025
- Simultaneous Many-Row Activation in Off-the-Shelf DRAM Chips: Experimental Characterization and Analysis2024
- OSA-HCIM: On-The-Fly Saliency-Aware Hybrid SRAM CIM with Dynamic Precision Configuration2024
- Tree-based machine learning performed in-memory with memristive analog CAMNature Communications, 2021
- Towards spike-based machine intelligence with neuromorphic computingNature, 2019
- CMP-PIM: An Energy-Efficient Comparator-based Processing-In-Memory Neural Network Accelerator2018
- Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nmIntegration, 2017
- Logic Computation in Phase Change Materials by Threshold and Memory SwitchingAdvanced Materials, 2013
- Writing to and reading from a nano-scale crossbar memory based on memristorsNanotechnology, 2009