Design and analysis of a hierarchical clock distribution system for synchronous standard cell/macrocell VLSI

This publication has 12 references indexed in Scilit:

• The Modular Design of Clock-Generator Circuits in a CMOS Building-Block System
  IEEE Journal of Solid-State Circuits, 1985
• An algorithm for CMOS timing and area optimization
  IEEE Journal of Solid-State Circuits, 1984
• Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits
  IEEE Journal of Solid-State Circuits, 1984
• Comments on "The modeling of resistive interconnects for integrated circuits" by R.J. Antonine and G.W. Brown
  IEEE Journal of Solid-State Circuits, 1984
• The modeling of resistive interconnects for integrated circuits
  IEEE Journal of Solid-State Circuits, 1983
• Properties of interconnection on silicon, sapphire, and semi-insulating gallium arsenide substrates
  IEEE Transactions on Electron Devices, 1982
• Speed limitations due to interconnect time constants in VLSI integrated circuits
  IEEE Electron Device Letters, 1982
• A synchronous approach for clocking VLSI systems
  IEEE Journal of Solid-State Circuits, 1982
• Signal Delay in RC Tree Networks
  1981
• Comments on "An optimized output stage for MOS integrated circuits" [with reply]
  IEEE Journal of Solid-State Circuits, 1975