Fault secure FPGA-based TMR voter
Authors:
- 1 June 2018
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-4
Abstract
Nowadays, FPGAs are used in many safety-critical applications. They are mainly subjected to Single Event Upsets (SEUs) that can flip the state of a memory cell, thereby forcing the circuit to produce an erroneous output. Fault-tolerant techniques are used to mitigate these errors. Triple Modular Redundancy (TMR) is one of the most commonly used fault-tolerant techniques in FPGAs. However, the voter is a single point of failure. This paper proposes a fault secure TMR voter design. This voter is analyzed according to its FPGA implementation. SEUs, Single Event Transients (SETs) as well as single stuck-at-0(1) faults are considered. In the presence of these faults, this voter will always produce the correct output or will give an indication of the presence of an error. Alternating Logic is utilized in the design to help with error detection while Dynamic Partial Reconfiguration (DPR) is used for error recovery.Keywords
This publication has 10 references indexed in Scilit:
- Highly reliable controller implementation using a network-based fully reconfigurable FPGA for industrial applications2017
- A Flexible Inexact TMR Technique for SRAM-based FPGAs2016
- FPGA-based reliable TMR controller design for S2A architectures2015
- Dynamic fault recovery using partial reconfiguration for highly reliable FPGAs2015
- On the optimal reconfiguration times for TMR circuits on SRAM based FPGAs2013
- An island-style-routing compatible fault-tolerant FPGA architecture with self-repairing capabilities2012
- Mitigating FPGA interconnect soft errors by in-place LUT inversion2011
- Fine-grain SEU mitigation for FPGAs using Partial TMR2007
- SEU mitigation testing of Xilinx Virtex II FPGAs2004
- The impact of technology scaling on lifetime reliability2004