Synaptic Devices Based on 3-D AND Flash Memory Architecture for Neuromorphic Computing
Authors:
- 1 May 2019
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-4
Abstract
A new 3-D synaptic device with stackable AND-type Rounded Dual Channel (RDC) flash memory architecture is proposed for neuromorphic computing. The RDC flash devices operate at low power by using the FN program/erase method, utilizes a high speed by a parallel read operation, and performs in a high density with multi-layer stacking. Key fabrication steps are explained and the successful operation of the device in 3-D stacked structure is verified by device simulation. In addition, devices are fabricated by stacking three layers, and their operation is confirmed.Keywords
This publication has 7 references indexed in Scilit:
- A Novel 3D AND-type NVM Architecture Capable of High-density, Low-power In-Memory Sum-of-Product Computation for Artificial Intelligence Application2018
- Efficient in-memory computing architecture based on crossbar arrays2015
- Memory Technologies for Neural Networks2015
- Reliability challenges in design of memristive memories2014
- Synaptic electronics: materials, devices and applicationsNanotechnology, 2013
- Bit Cost Scalable (BiCS) technology for future ultra high density memories2013
- Introduction to flash memoryProceedings of the IEEE, 2003