A survey of architectural techniques for improving cache power efficiency

This publication has 39 references indexed in Scilit:

• L1 Data Cache Power Reduction Using a Forwarding Predictor
  2011
• Energy-Efficient Trace Reuse Cache for Embedded Processors
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010
• SmartReflex Power and Performance Management Technologies for 90 nm, 65 nm, and 45 nm Mobile Application Processors
  Proceedings of the IEEE, 2010
• A 65 nm 2-Billion Transistor Quad-Core Itanium Processor
  IEEE Journal of Solid-State Circuits, 2008
• Harnessing Green IT: Principles and Practices
  IT Professional, 2008
• Computer Architecture Techniques for Power-Efficiency
  Synthesis Lectures on Computer Architecture, 2008
• Leakage in CMOS Circuits – An Introduction
  Lecture Notes in Computer Science, 2004
• Tiny instruction caches for low power embedded systems
  ACM Transactions on Embedded Computing Systems, 2003
• Access-mode predictions for low-power cache design
  IEEE Micro, 2002
• Design challenges of technology scaling
  IEEE Micro, 1999