Ærø: A Platform Architecture for Mixed-Criticality Airborne Systems
- 17 December 2019
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 39 (10) , 2307-2318
Abstract
Real-time embedded platforms with resource constraints can take the benefits of mixed-criticality system where applications with different criticality-level share computational resources, with isolation in the temporal and spatial domain. A conventional software-based isolation mechanism adds additional overhead and requires certification with the highest level of criticality present in the system, which is often an expensive process. In this work, we present a different approach where the required isolation is established at the hardware-level by featuring partitions within the processor. A 4-stage pipelined soft-processor with replicated resources in the data-path is introduced to establish isolation and avert interference between the partitions. A cycle-accurate scheduling mechanism is implemented in the hardware for hard-real-time partition scheduling that can accommodate different periodicity and execution time for each partition as per user needs, while preserving time-predictability at the individual application level. Applications running within a partition has no sense of the virtualization and can execute either on a host-software or directly on the hardware. The proposed architecture is implemented on FPGA thread and demonstrated with an avionics use case.Keywords
All Related Versions
Funding Information
- Danish Independent Research Foundation (6111-00363B)
This publication has 14 references indexed in Scilit:
- Reliable flight control system architecture for agile airborne platforms: an asymmetric multiprocessing approachThe Aeronautical Journal, 2019
- Fitting processor architectures for measurement-based probabilistic timing analysisMicroprocessors and Microsystems, 2016
- Avionics Applications on a Time-Predictable Chip-Multiprocessor2016
- T-CREST: Time-predictable multi-core architecture for embedded systemsJournal of Systems Architecture, 2015
- Static worst-case execution time analysis of the μC/OS-II real-time kernelFrontiers of Computer Science in China, 2010
- Time-Predictable Computer ArchitectureEURASIP Journal on Embedded Systems, 2009
- Integration of Formal Analysis into a Model-Based Software Development ProcessLecture Notes in Computer Science, 2008
- Processor support for temporal predictability - the SPEAR design example2004
- Real-time kernel in hardware RTU: a step towards deterministic and high-performance real-time systems2002
- Fastchart-a fast time deterministic CPU and hardware based real-time-kernel2002