Exploiting regularity for low-power design
Authors:
- R. MehraRMR. Mehra
- J. RabaeyJRJ. Rabaey
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 166-172
Abstract
No abstract availableThis publication has 12 references indexed in Scilit:
- An approach to scheduling and allocation using regularity extraction2002
- Instruction set mapping for performance optimization2002
- System-level design guidance using algorithm properties2002
- Greed is good: Approximating independent sets in sparse and bounded-degree graphsAlgorithmica, 1997
- Architectural power analysis: The dual bit type methodIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
- Possibilities of deep-submicrometer CMOS for very-high-speed computer logicProceedings of the IEEE, 1993
- Evaluating layout area tradeoffs for high level applicationsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
- New methods for coloring and clique partitioning in data path allocationIntegration, 1991
- Fast prototyping of datapath-intensive architecturesIEEE Design & Test of Computers, 1991
- Asymptotically Perfect Trivial Global Routing: A Stochastic AnalysisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987