Design and Performance Analysis of a 866-MHz Low-Power Optimized CMOS LNA for UHF RFID
- 14 March 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Industrial Electronics
- Vol. 60 (5) , 1840-1849
Abstract
An optimized 866 MHz CMOS LNA for UHF radio-frequency identification reader is presented. It achieves simultaneous impedance and minimum F min noise matching at a very low-power drain of 850 μW from a 0.7-V supply voltage. Compared to other GHz LNA designs, this UHF LNA design using sub-1 V supply voltage is quite challenging due to the inductor size and bias drain-related noise factor degradation. The LNA was fabricated using the 130-nm IBM CMOS process. Compared to previously reported narrow-band LNA designs, inclusion of the finite g ds effect is found to improve the nanometric design optimization. The low-cost packaged LNA was tested using external lumped element and microstrip line matching. The LNA delivered a power gain ( S 21 ) of ≈17 dB and an input power reflection (S11 @ 866 MHz) of ≈ -30 dB. It had a minimum pass-band noise figure of around 2.2 dB and a third-order input-referred intercept point of ≈ -11.5 dBm.Keywords
This publication has 24 references indexed in Scilit:
- Powering of single-chip fully integrated RFID wireless sensors2011
- Synthesis of RF CMOS Low Noise Amplifiers2008
- Ultra Low Power Narrow Band LNA2007
- Comments on "CMOS low-noise amplifier design optimization techniques"IEEE Transactions on Microwave Theory and Techniques, 2006
- A GSM LNA using mutual-coupled degenerationIEEE Microwave and Wireless Components Letters, 2005
- CMOS Low-Noise Amplifier Design Optimization TechniquesIEEE Transactions on Microwave Theory and Techniques, 2004
- Noise optimization of an inductively degenerated CMOS low noise amplifierIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001
- A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier designIEEE Journal of Solid-State Circuits, 1997
- A 1.5-V, 1.5-GHz CMOS low noise amplifierIEEE Journal of Solid-State Circuits, 1997
- Representation of Noise in Linear TwoportsProceedings of the IRE, 1960