Design of a CNTFET-Based SRAM Cell by Dual-Chirality Selection
Authors:
- 16 June 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Nanotechnology
- Vol. 9 (1) , 30-37
Abstract
This paper proposes a new design of a highly stable and low-power static RAM (SRAM) cell using carbon nanotube FETs (CNTFETs) that utilizes different threshold voltages for best performance. In a CNT, the threshold voltage can be adjusted by controlling the chirality vector (i.e., the diameter). In the proposed six-transistor SRAM cell design, while all CNTFETs of the same type have the same chirality, n-type and p-type transistors have different chiralities, i.e., a dual-diameter design of SRAM cell. As figures of merit, stability, power dissipation, and write time are considered when selecting the chirality for the best overall performance. A new metric, denoted as ¿SPR,¿ is proposed to capture these figures of merit. This metric shows that a CNTFET-based SRAM cell provides an ¿SPR¿ that is four times higher than for its CMOS counterpart that has the same configuration, thus attaining superior performance. Finally, the sensitivity of the CNTFET SRAM design to process variations is assessed and compared with its CMOS design counterpart. Extensive simulations have been performed to investigate the distribution of the power and delay of the CNTFET-based SRAM cell due to variations in the diameter, supply voltage, and temperature of the CNTFETs. The CNTFET-based SRAM cell demonstrates that it tolerates the process, power supply voltage, and temperature variations significantly better than its CMOS counterpart.Keywords
This publication has 18 references indexed in Scilit:
- A new SRAM cell design using CNTFETs2008
- Device Model for Ballistic CNFETs Using the First Conducting BandIEEE Design & Test of Computers, 2008
- A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part I: Model of the Intrinsic Channel RegionIEEE Transactions on Electron Devices, 2007
- A Compact SPICE Model for Carbon-Nanotube Field-Effect Transistors Including Nonidealities and Its Application—Part II: Full Device Model and Circuit Performance BenchmarkingIEEE Transactions on Electron Devices, 2007
- Read Stability and Write-Ability Analysis of SRAM Cells for Nanometer TechnologiesIEEE Journal of Solid-State Circuits, 2006
- Chirality assignment of individual single-walled carbon nanotubes in carbon nanotube field-effect transistors by micro-photocurrent spectroscopyApplied Physics Letters, 2004
- Leakage current mechanisms and leakage reduction techniques in deep-submicrometer CMOS circuitsProceedings of the IEEE, 2003
- Growth of Single-Walled Carbon Nanotubes from Discrete Catalytic Nanoparticles of Various SizesThe Journal of Physical Chemistry B, 2001
- Design of High-Performance Microprocessor Circuits2000
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987