25-Gb/s Clocked Pluggable Optics for High-Density Data Center Interconnections
- 25 June 2018
- journal article
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 65 (10) , 1395-1399
Abstract
This brief presents a clocked pluggable optics suitable for high-density data center interconnections. The proposed architecture performs a SERDES function at the module side by exploiting a forwarded clock from the ASIC. Due to the relaxed channel loss of the ASIC-to-module interface, the use of power-hungry equalizers can be avoided. Based on an 850-nm multi-mode fiber interface, a 25-Gb/s link operation is demonstrated. A vertical-cavity surface-emitting laser-based transmitter outputs an optical modulation power of 0.6 mW. The optical receiver sensitivity is measured to be -7.5 dBm at 21.2 Gb/s with an optical excitation, and 120 μApp at 25 Gb/s with an electrical excitation. The jitter tracking capability of the implemented clock and data recovery is evaluated in the presence of ±100ppm frequency offsets and the measured jitter tolerance complies with the 100 GbE specification well. The optical transceiver is implemented in 65-nm CMOS technology and consumes 281 mW at 25 Gb/s, corresponding to the energy efficiency of 11.2 pJ/b.Keywords
Funding Information
- Electronics and Telecommunications Research Institute
This publication has 5 references indexed in Scilit:
- A fully adaptive 19-to-56Gb/s PAM-4 wireline transceiver with a configurable ADC in 16nm FinFET2018
- A 0.36 pJ/bit, 0.025 mm ${}^{\text{2}}$ , 12.5 Gb/s Forwarded-Clock Receiver With a Stuck-Free Delay-Locked Loop and a Half-Bit Delay Line in 65-nm CMOS TechnologyIEEE Transactions on Circuits and Systems I: Regular Papers, 2016
- A 22 to 26.5 Gb/s Optical Receiver With All-Digital Clock and Data Recovery in a 65 nm CMOS ProcessIEEE Journal of Solid-State Circuits, 2015
- A 25-Gb/s 2.2-W 65-nm CMOS Optical Transceiver Using a Power-Supply-Variation-Tolerant Analog Front End and Data-Format ConversionIEEE Journal of Solid-State Circuits, 2013
- A dual-loop delay-locked loop using multiple voltage-controlled delay linesIEEE Journal of Solid-State Circuits, 2001