gm/ID-Based Frequency Compensation of CMOS Two-Stage Operational Amplifiers
Authors:
- 1 October 2020
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1-5
Abstract
The g m /I D -based design of analog integrated circuits introduced by Silveira, et al. in 1996 [1] employs an empirical transistor sizing methodology using SPICE-generated lookup tables that enables good agreement between simulations and specifications. A new SPICE lookup table is introduced that extends the gm/ID approach to the Miller pole-splitting frequency compensation of the classical CMOS two-stage operational transconductance amplifier (OTA) that has been in high-volume production since 1980 [2].Keywords
This publication has 5 references indexed in Scilit:
- Systematic Design of Analog CMOS Circuits2017
- Design procedure for two-stage CMOS opamp with flexible noise-power balancing schemeIEEE Transactions on Circuits and Systems I: Regular Papers, 2005
- A g/sub m//I/sub D/ based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower OTAIEEE Journal of Solid-State Circuits, 1996
- Considerations for fast settling operational amplifiersIEEE Transactions on Circuits and Systems, 1990
- A high performance low power CMOS channel filterIEEE Journal of Solid-State Circuits, 1980