An Open-Source Scalable Thermal and Power Controller for HPC Processors
Authors:
- 1 October 2020
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 364-367
Abstract
In the last decade, high performance multi-core processor designs have followed an increase in number of cores, interfaces, heterogeneity and System-on-chip (SoC) complexity. HPC applications also require tailored chip designs with specific operating points and performance indexes. In this scenario, an advanced and configurable Power Controller System (PCS) is necessary to meet power and thermal constraints, without the necessity of static ultra-conservative margins on the operating points. In this paper, we propose an open-source PCS design, based on a parallel ultra-low power microcontroller with RISC-V cores, and an open-source software environment based on a Real-time operating system (RTOS) with a configurable Power-thermal control algorithm. Considering a 1ms control interval, the overhead of the RTOS is about 6% of the cycles in the nominal case. The control algorithm is able to limit temperature and power consumption within given bounds, while maximizing performance. The PCS is able to control up to 76 different cores/computing units with headroom for larger core counts.Keywords
Funding Information
- Horizon 2020 (826647)
This publication has 5 references indexed in Scilit:
- PULP-NN: A Computing Library for Quantized Neural Network inference at the edge on RISC-V Based Parallel Ultra Low Power Clusters2019
- A PULP-based Parallel Power Controller for Future Exascale Systems2019
- Quentin: an Ultra-Low-Power PULPissimo SoC in 22nm FDX2018
- Bias-Compensated Least Squares Identification of Distributed Thermal Models for Many-Core Systems-on-ChipIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- Thermal and Energy Management of High-Performance Multicores: Distributed and Self-Calibrating Model-Predictive ControllerIEEE Transactions on Parallel and Distributed Systems, 2012