Impact of Self-Heating Effect on Long-Term Reliability and Performance Degradation in CMOS Circuits
Authors:
Top Cited Papers
- 10 April 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Device and Materials Reliability
- Vol. 6 (1) , 17-27
Abstract
As the technology feature size is reduced, the thermal management of high-performance very large scale integrations (VLSIs) becomes an important design issue. The self-heating effect and nonuniform power distribution in VLSIs lead to performance and long-term reliability degradation. In this paper, we analyze the self-heating effect in high-performance sub-0.18-/spl mu/m bulk and silicon-on-insulator (SOI) CMOS circuits using fast transient quasi-dc thermal simulations. The impact of the self-heating effect and technology scaling on the metallization lifetime and the gate oxide time-to-breakdown (TBD) reduction are also investigated. Based on simulation results, an optimized clock-driver design is proposed. The proposed layout reduces the hot-spot temperature by 15/spl deg/C and by 7/spl deg/C in 0.09-/spl mu/m SOI and bulk CMOS technologies, respectively.Keywords
This publication has 25 references indexed in Scilit:
- Control-theoretic techniques and thermal-RC modeling for accurate and localized dynamic thermal management2004
- Air-cooling extension - performance limits for processor cooling applications2003
- The projected power consumption of a wireless clock distribution system and comparison to conventional distribution systems2003
- Effects of self-heating on integrated circuit metallization lifetimes2003
- Heating effects of clock drivers in bulk, SOI, and 3-D CMOSIEEE Electron Device Letters, 2002
- Experimental evidence for voltage driven breakdown models in ultrathin gate oxides2002
- Ultrathin gate oxide reliability: physical models, statistics, and characterizationIEEE Transactions on Electron Devices, 2002
- The circuit and physical design of the POWER4 microprocessorIBM Journal of Research and Development, 2002
- Sub-500-ps 64-b ALUs in 0.18-μm SOI/bulk CMOS: design and scaling trendsIEEE Journal of Solid-State Circuits, 2001
- High-performance microprocessor designIEEE Journal of Solid-State Circuits, 1998