New power-of-2 RNS scaling scheme for cell-based IC design
Authors:
- 9 July 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 11 (2) , 280-283
Abstract
Previous scaling schemes are based on the conversion of the unpositional residue number system (RNS) digits into a positional number system via Chinese remainder theorem (CRT) or mixed-radix-conversion (MRC) and the back conversion into RNS with an associated size and speed penalty in cell-based integrated circuit (CBIC) designs. This paper presents a new scaling approach, which allows faster and more efficient schemes, because the scaling uses only RNS operations within the small word length channels.Keywords
This publication has 8 references indexed in Scilit:
- Efficient scaling in the residue number system2003
- Implementation of a Communications Channelizer using FPGAs and RNS ArithmeticJournal of Signal Processing Systems, 2001
- A look-up scheme for scaling in the RNSIEEE Transactions on Computers, 1999
- Multifunction architectures for RNS processorsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- A Fast Modified CORDIC—Implementation of Radial Basis Neural NetworksJournal of Signal Processing Systems, 1998
- The application of core functions to residue number systemsIEEE Transactions on Signal Processing, 1991
- A VLSI implementation of residue addersIEEE Transactions on Circuits and Systems, 1987
- Residue Number Scaling and Other Operations Using ROM ArraysIEEE Transactions on Computers, 1978