The Cell Broadband Engine: Exploiting Multiple Levels of Parallelism in a Chip Multiprocessor
- 6 April 2007
- journal article
- Published by Springer Nature in International Journal of Parallel Programming
- Vol. 35 (3) , 233-262
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- Chip multiprocessing and the cell broadband engine2006
- The microarchitecture of the synergistic processor for a cell processorIEEE Journal of Solid-State Circuits, 2005
- A novel SIMD architecture for the cell heterogeneous chip-multiprocessor2005
- Cell broadband engine interconnect and memory interface2005
- Montecito: A Dual-Core, Dual-Thread Itanium ProcessorIEEE Micro, 2005
- Power and performance optimization at the system level2005
- Microarchitecture Optimizations for Exploiting Memory-Level ParallelismACM SIGARCH Computer Architecture News, 2004
- Piranha2000
- Hitting the memory wallACM SIGARCH Computer Architecture News, 1995
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974