A Background Sample-Time Error Calibration Technique Using Random Data for Wide-Band High-Resolution Time-Interleaved ADCs
Authors:
- 21 March 2008
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems II: Express Briefs
- Vol. 55 (3) , 234-238
Abstract
Sample-time error among the channels of a time-interleaved analog-to-digital converter (ADC) is the main reason for significant degradation of the effective resolution of the high-speed time-interleaved ADC. A calibration technique for sample-time mismatches has been proposed and implemented at a low level of complexity. The calibration method uses random data and is especially suitable for ADCs used in digital data communication systems. An 800-MS/s four-channel, time-interleaved ADC system has been implemented to evaluate the performance of the technique. The experimental results show that the spurious-free dynamic range of the ADC system is improved to 58.1 dB at 350 MHz. The ADC system achieves a signal-to-noise and distortion ratio of 59.6 dB at 5 MHz and 50.1 dB at 350 MHz after calibration.Keywords
This publication has 19 references indexed in Scilit:
- Correction of Mismatches in a Time-Interleaved Analog-to-Digital Converter in an Adaptively Equalized Digital Communication ReceiverIEEE Transactions on Circuits and Systems I: Regular Papers, 2008
- Blind Calibration of Timing Offsets for Four-Channel Time-Interleaved ADCsIEEE Transactions on Circuits and Systems I: Regular Papers, 2007
- Scalable Blind Calibration of Timing Skew in High-Resolution Time-Interleaved ADCs2006
- Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCsIEEE Transactions on Circuits and Systems I: Regular Papers, 2006
- A background compensation technique for sample time errors in time-interleaved A/D converters2005
- Calibration of Sample-Time Error in a Two-Channel Time-Interleaved Analog-to-Digital ConverterIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- Blind Adaptive Equalization of Mismatch Errors in a Time-Interleaved A/D Converter SystemIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- A 20 GS/s 8 b ADC with a 1 MB memory in 0.18 μm CMOS2003
- A 10-b 120-Msample/s time-interleaved analog-to-digital converter with digital background calibrationIEEE Journal of Solid-State Circuits, 2002
- A digital-background calibration technique for minimizing timing-error effects in time-interleaved ADCsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000