SnSe/MoS2 van der Waals Heterostructure Junction Field‐Effect Transistors with Nearly Ideal Subthreshold Slope
- 16 October 2019
- journal article
- research article
- Published by Wiley in Advanced Materials
- Vol. 31 (49) , e1902962
Abstract
The minimization of the subthreshold swing (SS) in transistors is essential for low‐voltage operation and lower power consumption, both critical for mobile devices and internet of things (IoT) devices. The conventional metal‐oxide‐semiconductor field‐effect transistor requires sophisticated dielectric engineering to achieve nearly ideal SS (60 mV dec−1 at room temperature). However, another type of transistor, the junction field‐effect transistor (JFET) is free of dielectric layer and can reach the theoretical SS limit without complicated dielectric engineering. The construction of a 2D SnSe/MoS2 van der Waals (vdW) heterostructure‐based JFET with nearly ideal SS is reported. It is shown that the SnSe/MoS2 vdW heterostructure exhibits excellent p–n diode rectifying characteristics with low saturate current. Using the SnSe as the gate and MoS2 as the channel, the SnSe/MoS2 vdW heterostructure exhibit well‐behavioured n‐channel JFET characteristics with a small pinch‐off voltage VP of −0.25 V, nearly ideal subthreshold swing SS of 60.3 mV dec−1 and high ON/OFF ratio over 106, demonstrating excellent electronic performance especially in the subthreshold regime.Keywords
Funding Information
- Office of Naval Research (N000141812707)
- National Science Foundation (EFRI‐1433541)
This publication has 32 references indexed in Scilit:
- Black Phosphorus–Zinc Oxide Nanomaterial Heterojunction for p–n Diode and Junction Field-Effect TransistorNano Letters, 2016
- Metal Semiconductor Field-Effect Transistor with MoS2/Conducting NiOx van der Waals Schottky Interface for Intrinsic High Mobility and Photoswitching SpeedACS Nano, 2015
- Investigation of Band-Offsets at Monolayer–Multilayer MoS2 Junctions by Scanning Photocurrent MicroscopyNano Letters, 2015
- Bandgap, Mid-Gap States, and Gating Effects in MoS2Nano Letters, 2014
- Low-Voltage Steep Turn-On pMOSFET Using Ferroelectric High-$\kappa$ Gate DielectricIEEE Electron Device Letters, 2014
- Screening and interlayer coupling in multilayer MoS2Physica Status Solidi (RRL) – Rapid Research Letters, 2013
- The integration of high-k dielectric on two-dimensional crystals by atomic layer depositionApplied Physics Letters, 2012
- Atomically Thin: A New Direct-Gap SemiconductorPhysical Review Letters, 2010
- High-k dielectrics for future generation memory devices (Invited Paper)Microelectronic Engineering, 2009
- MOSFET devices with polysilicon on single-layer HfO/sub 2/ high-K dielectrics2002