Hardware Acceleration of Crystals-Kyber in Low-Complexity Embedded Systems With RISC-V Instruction Set Extensions
Open Access
- 19 June 2024
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Access
- Vol. 12, 94477-94495
Abstract
The imminent rise of practical quantum computing threatens well-established cryptography algorithms for secret key exchange in use today, such as Diffie-Hellman, RSA and Elliptic Curve based schemes. To answer this challenge, the National Institute for Standard and Technology (NIST) has launched a competition for Key Encapsulation Mechanism (KEM) algorithms showing resistance to classical and quantum-based attacks. In July 2022, NIST announced that the Crystals-Kyber algorithm was chosen as the competition’s winner, being standardized as ML-KEM. No works in literature sufficiently address the issue of efficient implementation of Kyber in resource-constrained embedded systems. This work aims to explore hardware acceleration through Instruction Set Extensions (ISEs) in a low-end 32-bit RISC-V core (Ibex) in a comprehensive evaluation of performance, energy consumption, memory footprint and die area costs. Four different parametrizations of Kyber symmetric primitives are evaluated: the well-known SHA-3 and AES/SHA-2 based versions (Kyber-FIPS202 and Kyber-90s); and 2 novel parametrizations using Ascon and TurboSHAKE (Kyber-Ascon and Kyber-Turbo). Hardware acceleration of symmetric primitives in Kyber-90s with the Zkne and Zknh ISEs shows performance and energy gains of 42% and 37% for Kyber-512 encapsulation. Combining the acceleration of primitives with a novel Xkyber ISE accelerating polynomial arithmetic, CBD sampling and coefficient compression, further gains of 47% and 41% in performance and energy consumption are observed (for Kyber-512 encapsulation), while also reducing Kyber code size by 15%. Xkyber area costs are of 13% of the baseline Ibex processor with no ISEs or 4.3K equivalent gates. Software and RTL implementations are publicly available at github.com/cggewehr/RISCV-crypto.Keywords
Funding Information
- Conselho Nacional de Desenvolvimento Científico e Tecnológico–CNPq (309605/2020-2, 407829/2022-9)
- Fundação de Amparo à Pesquisa do Estado do RS–FAPERGS (21/2551-0002047-4, 23/2551-0002200-1)
This publication has 31 references indexed in Scilit:
- VLSI Design and FPGA Implementation of an NTT Hardware Accelerator for Homomorphic SEAL-Embedded LibraryIEEE Access, 2023
- Conceptual Review on Number Theoretic Transform and Comprehensive Review on Its ImplementationsIEEE Access, 2023
- Post-Quantum Cryptography Coprocessor for RISC-V CPU Core2022
- A Survey of Polynomial Multiplication With RSA-ECC Coprocessors and Implementations of NIST PQC Round3 KEM Algorithms in Exynos2100IEEE Access, 2021
- A RISC-V Post Quantum Cryptography Instruction Set Extension for Number Theoretic Transform to Speed-Up CRYSTALS AlgorithmsIEEE Access, 2021
- Ascon v1.2: Lightweight Authenticated Encryption and HashingJournal of Cryptology, 2021
- Assembly or Optimized C for Lightweight Cryptography on RISC-V?2020
- RANTT: A RISC-V Architecture Extension for the Number Theoretic Transform2020
- VPQC: A Domain-Specific Vector Processor for Post-Quantum Cryptography Based on RISC-V ArchitectureIEEE Transactions on Circuits and Systems I: Regular Papers, 2020
- Efficient Cryptography on the RISC-V Architecture2019