Techniques for phase noise suppression in recirculating DLLs
Authors:
- I. GaltonIGI. Galton
- 26 July 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 39 (8) , 1222-1230
Abstract
This paper presents two techniques for reducing phase noise in recirculating delay-locked loops (DLLs) and extends recently developed theoretical results to optimize the performance of a recirculating DLL prototype CMOS IC incorporating the techniques. One of the techniques reduces 1/f noise in both the voltage-controlled oscillator (VCO) and bias circuitry through hard periodic switching of key transistors. The other technique maximizes the phase noise suppression achieved by periodically switching in a clean reference pulse to reset the VCO phase noise memory. Theoretical results are used to optimize the loop filter and establish several general design guidelines for recirculating DLLs. Measured performance data from the fabricated IC with and without the techniques enabled closely support the theoretical predictions.Keywords
This publication has 17 references indexed in Scilit:
- Jitter transfer characteristics of delay-locked loops - theories and design techniquesIEEE Journal of Solid-State Circuits, 2003
- A cyclic CMOS time-to-digital converter with deep sub-nanosecond resolution2003
- PLL/DLL system noise analysis for low jitter clock synthesizer design2002
- Low-jitter clock multiplication: a comparison between PLLs and DLLsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2002
- A multiple-crystal interface PLL with VCO realignment to reduce phase noiseIEEE Journal of Solid-State Circuits, 2002
- 1/f noise reduction by interfering with the self correlation of the physical noisy process2002
- Analysis of 1/f noise in switched MOSFET circuitsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2001
- Jitter and phase noise in ring oscillatorsIEEE Journal of Solid-State Circuits, 1999
- Low-jitter process-independent DLL and PLL based on self-biased techniquesIEEE Journal of Solid-State Circuits, 1996
- 1/ f noise reduction of metal-oxide-semiconductor transistors by cycling from inversion to accumulationApplied Physics Letters, 1991