Energy-Aware and Reliability-Aware Mapping for NoC-Based Architectures

This publication has 12 references indexed in Scilit:

• High-performance and energy-efficient fault-tolerance core mapping in NoC
  Sustainable Computing: Informatics and Systems, 2017
• System level fault-tolerance core mapping and FPGA-based verification of NoC
  Microelectronics Journal, 2017
• A Gracefully Degrading and Energy-Efficient Fault Tolerant NoC Using Spare Core
  2016
• Mathematical models and control algorithms for dynamic optimization of multicore platforms: A complex dynamics approach
  2015
• A Flexible Energy- and Reliability-Aware Application Mapping for NoC-Based Reconfigurable Architectures
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2014
• A fault‐tolerant core mapping technique in networks‐on‐chip
  IET Computers & Digital Techniques, 2013
• Energy- and Performance-Aware Incremental Mapping for Networks on Chip With Multiple Voltage Levels
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2008
• Bandwidth-constrained mapping of cores onto NoC architectures
  2004
• Operating-system controlled network on chip
  2004
• Networks on chips: a new SoC paradigm
  Computer, 2002