Six‐bit, reusable comparator stage‐based asynchronous binary‐search SAR ADC using smart switching network
Authors:
Open Access
- 4 December 2017
- journal article
- research article
- Published by Institution of Engineering and Technology (IET) in IET Circuits, Devices & Systems
- Vol. 12 (1) , 124-131
Abstract
A reusable comparator stage‐based asynchronous binary‐search Successive Approximation Register (SAR) analogue‐to‐digital converter (ADC) with a smart reference range prediction network is presented in this brief. The proposed architecture has an advantageous merit of using only N comparators in comparison with original binary‐search ADC and flash ADC. The design uses selection logic which selects and activates the comparator one at a time, and a smart switching network which allocates reference voltage to selected comparators in the successive comparison process. It claims for equipoise with power and operating speed when compared with flash ADC and SAR ADC. The post‐layout simulated performance of 6 bit conversion using only six comparators on United Microelectronics Corporation (UMC)‐180 nm achieves 41 dB spurious‐free dynamic range and 36.02 dB signal‐to‐noise distortion ratio with a maximum sampling speed of 330 MS/s consuming 0.64 mW power when operated at 1.8 V supply, corresponding figure‐of‐merit 36.47 fJ/conversion step.Keywords
This publication has 25 references indexed in Scilit:
- An 8-bit 500-MS/s asynchronous single-channel SAR ADC in 65 nm CMOSAnalog Integrated Circuits and Signal Processing, 2015
- Source follower‐based high‐speed switched capacitor amplifier for pipelined ADCsElectronics Letters, 2015
- A 6-to-10-Bit 0.5 V-to-0.9 V Reconfigurable 2 MS/s Power Scalable SAR ADC in 0.18 $\mu{\rm m}$ CMOSIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- A Speed-Enhancing Dual-Trial Instantaneous Switching Architecture for SAR ADCsIEEE Transactions on Circuits and Systems II: Express Briefs, 2014
- A single channel, 6-bit 230-MS/s asynchronous SAR ADC based on 2 bits/stageJournal of Semiconductors, 2014
- A single-channel 8-bit 660 MS/s asynchronous SAR ADC with pre-settling procedure in 65 nm CMOSMicroelectronics Journal, 2014
- A 6-bit 1-GS/s Two-Step SAR ADC in 40-nm CMOSIEEE Transactions on Circuits and Systems II: Express Briefs, 2014
- 1.1‐V, 8‐bit, 12 MS/s asynchronous reference‐free successive‐approximation‐register analogue‐to‐digital converter in 0.18 μm CMOS with separated capacitor arraysIET Circuits, Devices & Systems, 2013
- Analysis of integral non-linearity errors in two-step analogue-to-digital convertersIET Circuits, Devices & Systems, 2012
- A novel low-power, low-offset, and high-speed CMOS dynamic latched comparatorAnalog Integrated Circuits and Signal Processing, 2011