Reconfigurable Superconducting FFT Processor Using Bit-Slice Block Share Processing Unit

This publication has 18 references indexed in Scilit:

• 50 GHz Demonstration of an Integer-Type Butterfly Processing Circuit for an FFT Processor Using the 10 kA/cm2 Nb Process
  IEICE Transactions on Electronics, 2015
• High-Speed Operation of an SFQ Butterfly Processing Circuit for FFT Processors Using the 10 kA/cm2 Nb Process
  IEEE Transactions on Applied Superconductivity, 2014
• Design and Implementation of a Pipelined Bit-Serial SFQ Microprocessor, ${\rm CORE}1\beta$
  IEEE Transactions on Applied Superconductivity, 2007
• Implementation of a FFT radix 2 butterfly using serial RSFQ multiplier-adders
  IEEE Transactions on Applied Superconductivity, 1995
• RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems
  IEEE Transactions on Applied Superconductivity, 1991
• ‘Split radix’ FFT algorithm
  Electronics Letters, 1984
• An in-place, in-order prime factor FFT algorithm
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1981
• z-transform DFT filters and FFT's
  IEEE Transactions on Acoustics, Speech, and Signal Processing, 1978
• On computing the discrete Fourier transform
  Mathematics of Computation, 1978
• An algorithm for the machine calculation of complex Fourier series
  Mathematics of Computation, 1965