A buffered charge pump with zero charge sharing
Authors:
- 1 May 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 02714302,p. 2633-2636
Abstract
The origins and detrimental effects of charge injection in charge-pump PLLs are discussed. Standard topologies for minimizing charge injection are discussed, and a new charge- pump topology with virtually zero charge injection is presented. Simulation results are presented to compare the performance of the proposed topology with standard designs, and it is shown that the new topology minimizes the steady state phase offset.Keywords
This publication has 5 references indexed in Scilit:
- A Calibrated Phase/Frequency Detector for Reference Spur Reduction in Charge-Pump PLLsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2006
- Design of high-performance CMOS charge pumps in phase-locked loops2003
- 5-GHz CMOS wireless LANsIEEE Transactions on Microwave Theory and Techniques, 2002
- A 2-1600-MHz CMOS clock recovery PLL with low-Vdd capabilityIEEE Journal of Solid-State Circuits, 1999
- Charge-Pump Phase-Lock LoopsIEEE Transactions on Communications, 1980