Hardware Trojan Detection Using Effective Property-Checking Method
Open Access
- 24 August 2022
- journal article
- research article
- Published by MDPI AG in Electronics
- Vol. 11 (17) , 2649
Abstract
Hardware Trojans refer to additional logic maliciously implanted by attackers in integrated circuits (ICs). Because of the potential security threat of hardware Trojans, they have attracted extensive attention to security issues. As a formal verification method, property checking has been proved to be a powerful solution for hardware Trojan detection. However, existing property-checking methods are limited by the unity of security properties and the model explosion problem of formal models. The limitations above hinder the practical applications of these methods. To alleviate these challenges, we propose an effective property-checking method for hardware Trojan detection. Specifically, we establish the formal model based on the principle of finite state machine (FSM), and the method can alleviate the model explosion problem. For property writing, we extract the core behavior characteristics of hardware Trojans and then generate properties for the verification of certain types of hardware Trojans. Experimental results demonstrate that our approach is applicable to detect information leakage and denial of service (DoS) hardware Trojans by verifying security properties.Keywords
Funding Information
- Laboratory Open Fund of Beijing Smart-Chip Microelectronics Technology Co., Ltd
This publication has 17 references indexed in Scilit:
- Hexagonal Stimulation Digital Controller Design and Verification for Wireless Subretinal Implant DeviceSensors, 2022
- On-Chip Trust Evaluation Utilizing TDC-Based Parameter-Adjustable Security PrimitiveIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020
- SoC interconnection protection through formal verificationIntegration, 2019
- Hardware Trojan Detection Through Chip-Free Electromagnetic Side-Channel Statistical AnalysisIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2017
- Pre-silicon security verification and validation2015
- Detecting malicious modifications of data in third-party intellectual property cores2015
- Gate-Level Information Flow Tracking for Security LatticesACM Transactions on Design Automation of Electronic Systems, 2014
- Design-for-Security vs. Design-for-Testability: A Case Study on DFT Chain in Cryptographic Circuits2014
- Proof-Carrying Hardware Intellectual Property: A Pathway to Trusted Module AcquisitionIEEE Transactions on Information Forensics and Security, 2011
- Proof-Carrying Hardware: Runtime Formal Verification for Secure Dynamic Reconfiguration2010