Conservation cores
Authors:
Open Access
- 5 March 2010
- journal article
- conference paper
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 38 (1) , 205-218
Abstract
Growing transistor counts, limited power budgets, and the breakdown of voltage scaling are currently conspiring to create a utilization wall that limits the fraction of a chip that can run at full speed at one time. In this regime, specialized, energy-efficient processors can increase parallelism by reducing the per-computation power requirements and allowing more computations to execute under the same power budget. To pursue this goal, this paper introduces conservation cores . Conservation cores, or c-cores , are specialized processors that focus on reducing energy and energy-delay instead of increasing performance. This focus on energy makes c-cores an excellent match for many applications that would be poor candidates for hardware acceleration (e.g., irregular integer codes). We present a toolchain for automatically synthesizing c-cores from application source code and demonstrate that they can significantly reduce energy and energy-delay for a wide range of applications. The c-cores support patching, a form of targeted reconfigurability, that allows them to adapt to new versions of the software they target. Our results show that conservation cores can reduce energy consumption by up to 16.0x for functions and by up to 2.1x for whole applications, while patching can extend the useful lifetime of individual c-cores to match that of conventional processors.Keywords
This publication has 27 references indexed in Scilit:
- The WaveScalar architectureACM Transactions on Computer Systems, 2007
- Efficient architectures through application clustering and architectural heterogeneity2006
- TartanACM SIGOPS Operating Systems Review, 2006
- Core architecture optimization for heterogeneous chip multiprocessors2006
- Power-performance considerations of parallel computing on chip multiprocessorsACM Transactions on Architecture and Code Optimization, 2005
- Hardware/software instruction set configurability for system-on-chip processors2001
- A case for intelligent RAMIEEE Micro, 1997
- A high-performance microarchitecture with hardware-programmable functional units1994
- An efficient method of computing static single assignment form1989
- Design of ion-implanted MOSFET's with very small physical dimensionsIEEE Journal of Solid-State Circuits, 1974