CURRENT VS. LOGIC TESTING OF GATE OXIDE SHORT, FLOATING GATE AND BRIDGING FAILURES IN CMOS
Authors:
- R. Rodriguez-MontanesRRR. Rodriguez-Montanes
- J.A. SeguraJSJ.A. Segura
- V.H. ChampacVCV.H. Champac
- J. FiguerasJFJ. Figueras
- J.A. RubioJRJ.A. Rubio
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 10893539,p. 510
Abstract
No abstract availableKeywords
This publication has 14 references indexed in Scilit:
- Electrical properties and detection methods for CMOS IC defects2003
- Defect analysis, test generation and fault simulation for gate oxide shorts in CMOS ICs2002
- Diagnosing CMOS bridging faults with stuck-at fault dictionaries2002
- Fault detection in CMOS circuits by consumption measurementIEEE Transactions on Instrumentation and Measurement, 1989
- Realistic fault modeling for VLSI testing1987
- Topology dependence of floating gate faults in MOS integrated circuitsElectronics Letters, 1986
- A Practical Approach to Fault Simulation and Test Generation for Bridging FaultsIEEE Transactions on Computers, 1985
- Detection and Location of Input and Feedback Bridging Faults Among Input and Output LinesIEEE Transactions on Computers, 1980
- Undetectability of Bridging Faults and Validity of Stuck-At Fault Test SetsIEEE Transactions on Computers, 1980
- A charge-oriented model for MOS transistor capacitancesIEEE Journal of Solid-State Circuits, 1978