Comparative Simulation Study of the Different Sources of Statistical Variability in Contemporary Floating-Gate Nonvolatile Memory
Authors:
- 10 October 2011
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 58 (12) , 4155-4163
Abstract
For the first time, a comprehensive comparative study of the impact of different sources of statistical variability in nonvolatile memory (NVM) has been carried out using the 3-D numerical simulation of large statistical ensembles and approaches based on the impedance-field method. Results of the threshold voltage variability in a template 32-nm floating-gate NVM subject to random discrete dopants (RDD), line edge roughness, oxide thickness fluctuations, polysilicon granularity, and interface trapped charge (ITC) are presented. The relative impact of each source of statistical variability has been highlighted, with RDD being identified as the dominant source and ITC as the next most dominant source. Based on the simulation of statistical samples of 1000 microscopically different devices, the shape and spread of the statistical distribution associated with each individual and combined sources of variability have been found to significantly be different from a normal distribution, particularly within the tails that may have significant implications for design and yield. Finally, an ensemble of 59 000 devices is used to characterize the combined impact of all sources of variability.Keywords
This publication has 33 references indexed in Scilit:
- Understanding LER-Induced MOSFET $V_{T}$ Variability—Part I: Three-Dimensional Simulation of Large Statistical SamplesIEEE Transactions on Electron Devices, 2010
- Statistical Simulation of Progressive NBTI Degradation in a 45-nm Technology pMOSFETIEEE Transactions on Electron Devices, 2010
- Simulation of Statistical Aspects of Charge Trapping and Related Degradation in Bulk MOSFETs in the Presence of Random Discrete DopantsIEEE Transactions on Electron Devices, 2010
- Analysis of Threshold Voltage Distribution Due to Random Dopants: A 100 000-Sample 3-D Simulation StudyIEEE Transactions on Electron Devices, 2009
- Giant Random Telegraph Signals in Nanoscale Floating-Gate DevicesIEEE Electron Device Letters, 2007
- Statistics of Grain Boundaries in PolysiliconIEEE Transactions on Electron Devices, 2006
- Experimental Investigation of the Impact of LWR on Sub-100-nm Device PerformanceIEEE Transactions on Electron Devices, 2004
- Effect of line-edge roughness (LER) and line-width roughness (LWR) on sub-100-nm device performance2004
- Impact of grain number fluctuations in the MOS transistor gate on matching performance2003
- Intrinsic parameter fluctuations in decananometer mosfets introduced by gate line edge roughnessIEEE Transactions on Electron Devices, 2003