An FPGA-Based Linear All-Digital Phase-Locked Loop
- 29 April 2010
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 57 (9) , 2487-2497
Abstract
In this paper, an all-digital phase-locked loop (ADPLL) is presented, and it is implemented on a field-programmable gate array. All components like the phase detector (PD), oscillator, and loop filter are realized as digital discrete-time components fed from analog-to-digital converters. The phase detection is realized by generating first an analytic signal using a compact implementation of the Hilbert transform and then computing the instantaneous phase with the CORDIC algorithm. A phase-unwrap component was realized, which extends the linear range of the PD, so that the linear model is valid in the full frequency range. This property leads to a constant lock-in time for arbitrary frequency changes. An analytic solution for the lock-in frequency range and the stability range including processing delays is given. All relations to design an ADPLL of the presented structure are derived. A detailed example application of an ADPLL designed as an offset local oscillator is given.Keywords
This publication has 23 references indexed in Scilit:
- Parameter Derivation of Type-2 Discrete-Time Phase-Locked Loops Containing Feedback DelaysIEEE Transactions on Circuits and Systems II: Express Briefs, 2009
- A Low-Power 2.4-GHz CMOS GFSK Transceiver With a Digital Demodulator Using Time-to-Digital ConversionIEEE Transactions on Circuits and Systems I: Regular Papers, 2009
- A Methodical Approach to Hybrid PLL Design for High-Speed Wireless Communications2006
- An Approximation of the Pull-Out Frequency Parameter in a Second-Order PLL2006
- A Fast DSP-Based Phase-Detector for Closed-Loop RF Control in SynchrotronsIEEE Transactions on Instrumentation and Measurement, 2005
- A novel ultra-high speed signal capture based on a single FPGA chip2005
- A digital PLL with finite impulse responses2002
- Design of ADPLL for both large lock-in range and good tracking performanceIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1999
- An Analysis of the Output Spectrum of Direct Digital Frequency Synthesizers in the Presence of Phase-Accumulator Truncation1987
- The CORDIC Trigonometric Computing TechniqueIRE Transactions on Electronic Computers, 1959